## HPCG Results on IA: What does it tell about architecture?

Jongsoo Park<sup>\*</sup>, Mikhail Smelyanskiy<sup>\*</sup>, Alexander Heinecke<sup>\*</sup>, Vadim Pirogov<sup>\*</sup>, Scott David<sup>\*</sup>, Carlos Rosales-Fernandez<sup>#</sup>, Christopher Daley<sup>\$</sup>, Yutong Lu<sup>%</sup>, Laurent Nguyen<sup>&</sup>, and Ludovic Sauge<sup>+</sup>

\*Intel, #TACC, \$LBNL, %NUDT, &CEA, +BULL

SC14, HPCG BoF

# **HPCG performs well with**

High memory BW



# **HPCG performs well with**

High memory BW:

mostly technology constrained



# **HPCG performs well with**

#### High memory BW:

mostly technology constrained

### What architecture can do?

- Efficient caching
- Fast core-to-core communication
- High-radix network



# IA HPCG Results – Single Node

Computer	HPCG perf. (GFLOPS)	Single-node HPCG perf. (GFLOPS)	Single-node Efficiency w.r.t. STREAM
TH2 <sup>1)</sup>	580,109	45.9	61%
SuperMUC <sup>2)</sup>	83,261	10.8	93%
Edison <sup>3)</sup>	78,644	15.0	100%
Occigen <sup>4)</sup>	45,475	21.9	112%
1/3 of Stampede <sup>5)</sup>	43,959	29.9	72%

Results from ISC14. STREAM BW 150 GB/s per Intel<sup>®</sup> Xeon Phi<sup>™</sup> coprocessors. Intel<sup>®</sup> Xeon<sup>®</sup> processors were not used for computation, and their STREAM BW was excluded when computing BW efficiency.
 Results from ISC14. STREAM BW 70 GB/s per node is used for BW efficiency.
 STREAM BW 90 GB/s per node is used for BW efficiency.
 STREAM BW 117 GB/s per node is used for BW efficiency.
 Both Xeon processors and Xeon Phi coprocessors are used. 80 GB/s Xeon processor STREAM BW and 170 GB/s Xeon Phi coprocessor STREAM BW is used for BW efficiency.



## Very high Intel<sup>®</sup> Xeon<sup>®</sup> processor efficiency w.r.t. STREAM BW

Computer	HPCG perf. (GFLOPS)	Single-node HPCG perf. (GFLOPS)	Single-node Efficiency w.r.t. STREAM	
TH2 <sup>1)</sup>	580,109	45.9		61%
SuperMUC <sup>2)</sup>	83,261	10.8	SNB	93%
Edison <sup>3)</sup>	78,644	15.0	IVB	100%
Occigen <sup>4)</sup>	45,475	21.9	HSW	112%
1/3 of Stampede <sup>5)</sup>	43,959	29.9		72%

Results from ISC14. STREAM BW 150 GB/s per Intel<sup>®</sup> Xeon Phi<sup>™</sup> coprocessors. Intel<sup>®</sup> Xeon<sup>®</sup> processors were not used for computation, and their STREAM BW was excluded when computing BW efficiency.
 Results from ISC14. STREAM BW 70 GB/s per node is used for BW efficiency.
 STREAM BW 90 GB/s per node is used for BW efficiency.
 STREAM BW 117 GB/s per node is used for BW efficiency.
 STREAM BW 117 GB/s per node is used for BW efficiency.
 Both Xeon processors and Xeon Phi coprocessors are used. 80 GB/s Xeon processor STREAM BW and 170 GB/s Xeon Phi coprocessor STREAM BW is used for BW efficiency.



## Very high Intel<sup>®</sup> Xeon<sup>®</sup> processor efficiency w.r.t. STREAM BW

Computer	HPCG perf. (GFLOPS)	Single-node HPCG perf. (GFLOPS)	Single-node Efficiency w.r.t. STREAM	
TH2 <sup>1)</sup>	580,109	45.9		61%
SuperMUC <sup>2)</sup>	83,261	10.8	SNB	93%
Edison <sup>3)</sup>	78,644	15.0	IVB	100%
Occigen <sup>4)</sup>	45,475	21.9	HSW	112%
1/3 of Stampede <sup>5)</sup>	43,959	29.9		72%

GS + SpMV loop fusion optimization  $\rightarrow$  exceed memory BW limit Newer generations with large LLCs show high efficiency Cache matters for HPCG!



## 1.5x single-node performance in Stampede compared to ISC14

Computer	HPCG perf. (GFLOPS)	Single-node HPCG perf. (GFLOPS)	Single-node Efficiency w.r.t. STREAM
TH2 <sup>1)</sup>	580,109	45.9	61%
SuperMUC <sup>2)</sup>	83,261	10.8	93%
Edison <sup>3)</sup>	78,644	15.0	100%
Occigen <sup>4)</sup>	45,475	21.9	112%
1/3 of Stampede5)	43,959	29.9	72%
1/6 of Stampede (ISC)	16,100	20.8	50%

computation, and their STREAM BW was excluded when computing BW efficiency.
2) Results from ISC14. STREAM BW 70 GB/s per node is used for BW efficiency.
3) STREAM BW 90 GB/s per node is used for BW efficiency.
4) STREAM BW 117 GB/s per node is used for BW efficiency.
5) Both Xeon processors and Xeon Phi coprocessors are used. 80 GB/s Xeon processor STREAM BW and 170 GB/s Xeon Phi coprocessor STREAM BW is used for BW efficiency.



## Hybrid parallelization: higher Xeon Phi performance

	Important at coarser MG levels	Important at finer MG levels
	Parallelism	Convergence (# iterations)
Level-schedule	O(N <sup>2</sup> )	<b>50 ©</b>
Block-coloring (B-size blocks)	O(N³/B) ©	56-66



## Hybrid parallelization: higher Xeon Phi performance

	Important at coarser MG levels	Important at finer MG levels
	Parallelism	Convergence (# iterations)
Level-schedule	O(N <sup>2</sup> )	<b>50 </b> <sup>©</sup>
Block-coloring (B-size blocks)	O(N³/B) 🕲	56-66

Architecture support for fine-grain synchronization  $\rightarrow$ Level-scheduling  $\rightarrow$  Keep convergence  $\rightarrow$  Reduce all-reduce time



Find more technical details at our paper presentation on Thu 2:30pm

## Efficient Shared-Memory Implementation of HPCG Benchmark and Its Application to Unstructured Matrices

Jongsoo Park<sup>\*</sup>, Mikhail Smelyanskiy<sup>\*</sup>, Karhikeyan Vaidyanathan<sup>\*</sup>, Alexander Heinecke<sup>\*</sup>, Dhiraj D. Kalamkar<sup>\*</sup>, Xing Liu<sup>+</sup>, Md. Mosotofa Ali Patwary<sup>\*</sup>, Yutong Lu<sup>#</sup>, and Pradeep Dubey<sup>\*</sup> <sup>\*</sup>Parallel Computing Lab, Intel Corporation <sup>+</sup>Georgia Institute of Technology, USA <sup>#</sup>National University of Defense Technology, China

## **Multi-node Results Analysis**

Computer	# of Nodes	# of MPI Ranks	MPI Parallel. Efficiency	All-reduce time <sup>1)</sup>	Halo wait time
TH <sub>2</sub>	15,360	46,080	82%	8.4%	~9.5%2)
SuperMUC	9,216	18,432	84%	12.9%	3.8%
Edison	5,555	11,110	95%	1.9%	3.4%
Curie thin <sup>3)</sup>	5,003	80,048	91%	11%	N/A
Occigen	2,082	4,164	N/A	5.9%	5.4%
1/3 of Stampede	2,048	6,144	72%	22.0%	4.7%

Very high parallelization efficiency from Cray Aries network with **Dragonfly topology** 

- Average all-reduce time. Includes load-imbalance
   From a 7680-node run.
   CEA implementation



## **Multi-node Results Analysis**

Computer	# of Nodes	# of MPI Ranks	MPI Parallel. Efficiency	All-reduce time <sup>1)</sup>	Halo wait time
TH <sub>2</sub>	15,360	46,080	82%	8.4%	~9.5%2)
SuperMUC	9,216	18,432	84%	12.9%	3.8%
Edison	5,555	11,110	95%	1.9%	3.4%
Curie thin <sup>3)</sup>	5,003	80,048	91%	11%	N/A
Occigen	2,082	4,164	N/A	5.9%	5.4%
1/3 of Stampede	2,048	6,144	72%	22.0%	4.7%

High scalability using pure-MPI parallelization with Bullx MPI Pure-MPI: better cache locality, easier to program

- Average all-reduce time. Includes load-imbalance
   From a 7680-node run.
   CEA implementation



# Discussion

- Penalize slower convergence (~10%) with more MPI ranks per processor
- Allow MPI-like decomposition in OpenMP
- Penalize prime number of nodes
- Flexible decomposition for heterogeneous computing (e.g., Stampede)
- Make input less regular
- Report halo exchange time
- Measure power and compare with HPL to see energy proportionality



## **Summary: HPCG benefits from**

- High BW memory
- Caches (with fusion optimization)
- Fast core-to-core communication
- High-radix low-diameter network



### Intel Optimized Technology Preview for HPCG

https://software.intel.com/en-us/articles/intel-optimized-technology-previewfor-high-performance-conjugate-gradient-benchmark

Xeon and Xeon Phi versions



#### **Notice and Disclaimers**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications, product descriptions, and plans at any time, without notice.

All products, dates, and figures are preliminary for planning purposes and are subject to change without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance.

The Intel products discussed herein may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at <u>http://www.intel.com</u>.

Intel® Itanium®, Intel® Xeon®, Xeon Phi<sup>™</sup>, Pentium®, Intel SpeedStep® and Intel NetBurst®, Intel®, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Copyright © 2014, Intel Corporation. All rights reserved.

\*Other names and brands may be claimed as the property of others..



#### Notice and Disclaimers Continued ...

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE<sub>2</sub>, SSE<sub>3</sub>, and SSE<sub>3</sub> instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804





